Experiences Building Edge TPU with Chisel
Overview
A Google talk from the Chisel community in which engineers recount designing the Edge TPU with the Chisel hardware construction language. It covers the productivity gains and the problems they hit.
On Hacker News
Pointed to as a rare first-hand account of a real, shipping ASIC built in an open-source HDL, useful in HDL and FPGA choice discussions.
Topics
Sources
Video by Chisel, played through YouTube.
Data and selection notes
HN summaries and labels may contain AI errors. HN dates refer to discussions, not video publication.
HN Library: HackerTube export (2026-10-31) and open-index/hacker-news. Upstream summaries and classifications may contain AI errors.
Views, duration and playback status refresh separately from the published catalog. When an update fails, existing data remains visible.
Selection checks
- SaaS & AI candidates: Topic keywords do not match
- Editor-approved picks: Editorial review is required
What people said